VHDL for Synchronous Action Systems
نویسنده
چکیده
The action systems framework supporting formal circuit derivations has been successfully applied to synchronous VLSI design. The present paper presents a C++ application that translates descriptions of synchronous action systems into VHDL code, after their formal transformation from the initial high-level specifications into concrete enough format. After the automatic conversion, the resulting code can be input into the synthesizer, that does the actual technology mapping. Thus, the whole design flow for synchronous action systems is covered, from high level specifications down to gate level.
منابع مشابه
Implementation of Synchronous Action Systems
The action systems framework supporting formal circuit derivations has been successfully applied to synchronous VLSI design. The present paper presents a C++ application that translates descriptions of synchronous action systems into VHDL code, after their formal transformation from the initial high-level specifications into concrete enough format.
متن کامل(V)HDL-based Veri cation of Heterogeneous Synchronous/Asynchronous Systems
The modelling and veri cation of two types of heterogeneous systems is discussed: (i) systems consisting of synchronous subsystems with di erent clocks, and (ii) systems which are composed of synchronous and asynchronous subsystems. Concurrent behaviour is represented in VHDL by means of additional input signals, i.e., \concurrency is additional inputs plus fairness". State space exploration te...
متن کاملApplication to Adaptive Control to Synchronous Machine Excitation
Self-tuning adaptive control technique has the advantage of being able to track the system operating conditions so that satisfactory control action can always be produced. Self-tuning algorithms can be implemented easily. Because the power systems are usually time varying non-linear systems and their parameters vary, adaptive controllers are very suitable for power systems. Characteristics of a...
متن کاملModeling VHDL in Multiclock ESTEREL
The introduction of HDLs (hardware description languages) have made a significant contribution to VLSI circuit design. While these languages are well suited to describe circuits in great detail, they are found wanting when attempting formal verification of circuits. One of the drawbacks lies in the lack of formal models of semantics. VHDL, with a wide variety of tools available to carry out cir...
متن کاملIdentification of non-redundant memorizing elements in VHDL synchronous designs for formal verification tools
Formal tools for the verification of HDL synchronous descriptions are currently in development for both the Verilog [2,3] and VHDL languages [1], but little work has been done on tools able to handle both languages [8]. The well known reason is that VHDL and Verilog's simulation semantics are quite different. So, the task of deciding formally whether two synchronous descriptions written in the ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1999